library verilog;
use verilog.vl_types.all;
entity ctr_comb is
    port(
        curstate        : in     vl_logic_vector(2 downto 0);
        nextstate       : out    vl_logic_vector(2 downto 0)
    );
end ctr_comb;
